



10-02-00

A

**IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE**

jc511 u.s. pro
09/677061
09/29/00

PATENT APPLICATION

James J Delmonico

CASE 1

TITLE EXPANSION BRIDGE APPARATUS AND METHOD FOR AN I2C BUS

**ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231**

SIR:

NEW APPLICATION UNDER 37 CFR § 1.53(b)

Enclosed are the following papers relating to the above-named application for patent:

Specification – 36 Pages
13 Informal Sheets of drawing(s)
1 Assignment(s) with Cover Sheet – 3 Pages
Declaration and Power of Attorney – 3 Pages
Information Disclosure Statement with 2 references attached

CLAIMS AS FILED				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	28 - 20 =	8	x \$18 =	\$144
Independent Claims	4 - 3 =	1	x \$78 =	\$78
Multiple Dependent Claims, if applicable			+ \$260 =	\$0
Basic Fee				\$690
			TOTAL FEE	\$912

Please file the application and charge **Lucent Technologies Deposit Account No. 12-2325** the amount of \$912, to cover the filing fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

The Assistant Commissioner for Patents is hereby authorized to treat any concurrent or future reply, requiring a petition for extension of time under 37 CFR § 1.136 for its timely submission, as incorporating a petition for extension of time for the appropriate length of time if not submitted with the reply.

"Express Mail" mailing label
number EJ049983145US
Date of Deposit SEPTEMBER 29, 2000

I hereby certify that this APPLICATION is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks Washington, D.C. 20231

KIM STONE
(Printed name of person mailing paper of fee)

Kim Stone
(Signature of person mailing paper of fee)

Please address all correspondence to **Docket Administrator (Room 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P.O. Box 636, Murray Hill, New Jersey 07974-0636.** However, telephone calls should be made to me at 732-949-9742.

Respectfully,



Matthew J Hodulik
Reg. No. 36164
Attorney for Applicant(s)

Date: 9/24/00

**Lucent Technologies Inc.
600 Mountain Avenue (Room 3C-512)
P.O. Box 636
Murray Hill, New Jersey 07974-0636**

Docket Administrator - Case 100

EXPANSION BRIDGE APPARATUS AND METHOD FOR AN I²C BUS

FIELD OF THE INVENTION

The present invention relates generally to electronic equipment that communicates using the industry standard I²C (inter-IC control) bus. More particularly, the invention relates to an expansion device for use in connection with such a bus.

BACKGROUND OF THE INVENTION

- 5 The use of I²C (inter-IC control) devices is very popular among designers of electronic systems because the devices offer an inexpensive way to provide distributed monitoring or control of a piece of equipment using a simple two wire serial communication bus. Inexpensive I²C devices are available to monitor voltage, temperature, and other physical quantities, provide non-volatile memory, parallel IO ports, and a large variety of other specialized functions. These devices are widely used in
- 10 many types of electronic equipment from consumer electronics to computer systems.

An I²C bus provides for 128 unique addresses by definition. Real world designs, however, typically contain I²C devices that use multiple I²C addresses resulting in a practical limit of closer to 1-8 devices. Since only relatively few devices can be uniquely addressed on any given two wire I²C bus, designers typically use multiple I²C busses when the addresses on a given bus are used up. The use of multiple busses increases system cost and complexity. Another shortcoming of the I²C bus is that it does not provide any features to guarantee the integrity of the data that's traveling on the bus. Accordingly, there is a need for an I²C -type bus that practically supports a greater number of addresses while also providing an amount of integrity for data traveling thereon.

SUMMARY OF THE INVENTION

The present invention is an I²C (inter-IC control) bridge device which implements a communication protocol layered on top of a standard I²C protocol. The layered protocol used by the bridge device is termed the "Layered I²C Protocol" - abbreviated "LIP". Thus the bridge device is called a "LIP bridge device". The LIP bridge device provides I²C address extension, data integrity checking, and fault detection and isolation when inserted between an I²C bus master and it's intended target I²C device. Each LIP

bridge device has at least two attached I²C busses – a parent bus and a child bus. The LIP bridge operates as a slave on its parent bus, and a master of its child bus. The Layered I²C protocol is specified to operate on a bus between one or more bus masters and the parent bus of one or more LIP bridge devices. The child bus is used for attaching
5 multiple I²C devices and/or one or more LIP bridge devices.

In an exemplary implementation, the LIP bridge device is constructed using a microcontroller to create a LIP bridge device with one parent and one child I²C bus port and a group of LIP bridge configuration pins. The parent bus traffic to a given LIP bridge device consists entirely of LIP packets, and the child bus traffic consists of
10 standard I²C packets to communicate with standard child bus I²C devices. The child bus traffic may also consist of LIP packets to communicate with LIP bridges attached to the child bus. By design, the LIP packets and standard I²C transactions do not interfere with one another. The LIP bridge device interprets LIP command packets from a bus master and translates them into the intended I²C data stream that is then broadcast over the child
15 bus. Likewise, data from the child bus is used to create LIP packets that are returned to the proper bus master.

The use of LIP packets on a given I²C bus provides an extra level of I²C addressing. An I²C bus provides for 128 unique addresses by definition. In many cases, real world designs, however, typically contain I²C devices that use multiple I²C addresses
20 resulting in a practical limit of closer to 1-8 devices. By contrast each LIP bridge device uses only one I²C address and provides a child bus with 128 free addresses. Therefore LIP bridges expand the number of available addresses on the I²C bus from 128, to instead 128 multiplied by the number of LIP bridge devices, which is a maximum of 128x128=16384 I²C addresses.

25 In one exemplary embodiment of the invention a first transceiver is coupled to a host bus master over a parent bus, where the host bus master uses a first communications protocol. A second transceiver is coupled to target devices over a child bus, the target devices utilizing a second communications protocol. The first protocol has a bridge device address field for addressing the bridge devices and a target device address field for
30 addressing the target devices coupled to the child bus. The number of target devices addressable by the host bus master is expandable based on the number of bridge device

coupled thereto. A protocol translator is coupled to the first and second transceiver for translating communications in the first protocol destined for the target devices to the second protocol and translating communications in the second protocol destined for the bus master to the first protocol.

5

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present invention may be obtained from consideration of the following detailed description of the invention in conjunction with the drawing, with like elements referenced with like references, in which:

10 FIG. 1 is a block diagram for one application of the present invention I²C bridge device;

FIG. 2 is functional block diagram for one embodiment of the present invention I²C bridge device;

15 FIG. 3 is a block diagram for another application of the present invention I²C bridge device;

FIG. 4 illustrates the basic command structure for a command from the host bus master to the LIP bridge;

FIG. 5 shows a detailed illustration of the LIP address hardware strapping;

FIG. 6 shows a detailed illustration of the LIP address byte;

20 FIG. 7 shows a detailed illustration of the child address/function byte;

FIG. 8 shows a detailed illustration of the read count field byte;

FIG. 9 shows a detailed illustration of the read data tag byte;

FIG. 10 shows a detailed illustration for an exemplary embodiment of the status byte register;

25 FIGS. 11-16 show exemplary transaction structures for selected commands generated from the host bus master to LIP;

FIGS. 17-18 show pinouts for exemplary microcontrollers used to implement the present invention I²C bridge device;

30 FIGS. 19-21 show exemplary data flows for various levels of firmware used in connection with the I²C bridge; and

FIG. 22 shows an exemplary embodiment for an expansion bridge using an alternate parent bus.

DETAILED DESCRIPTION

The present invention is an I²C (inter-IC control) bridge device which implements a communication protocol layered on top of a standard I²C protocol. The layered protocol used by the bridge device is termed the “Layered I²C Protocol” - abbreviated “LIP”. Thus the bridge device is called a “LIP bridge device”. The LIP bridge device provides I²C address extension, data integrity checking, and fault detection and isolation when inserted between an I²C bus master and it’s intended target I²C device. Referring to Fig. 1, an illustration of a typical usage of the LIP bridge device 10 is shown. Each LIP bridge device has at least two attached I²C busses – a parent bus 12 and a child bus 14. The LIP bridge device 10 can have more than one child bus or parent bus port. The LIP bridge 10 operates as a slave on its parent bus 12, and a master of its child bus 14. The Layered I²C protocol is specified to operate on a bus between one or more bus masters 16 and the parent bus of one or more LIP bridge devices. The child bus 14 is used for attaching multiple I²C devices 18 and/or one or more LIP bridge devices 10. As shown, the LIP bridge devices can also be cascaded.

In an exemplary implementation, the LIP bridge device 10 is constructed using a microcontroller to create a LIP bridge device with one parent and one child I²C bus port and a group of LIP bridge configuration pins. The parent bus traffic to a given LIP bridge device consists entirely of LIP packets, and the child bus traffic consists of standard I²C packets to communicate with standard child bus I²C devices. As will be explained, the child bus traffic may also consist of LIP packets to communicate with LIP bridges attached to the child bus. By design, the LIP packets and standard I²C transactions do not interfere with one another. The LIP bridge device interprets LIP command packets from a bus master and translates them into the intended I²C data stream that is then broadcast over the child bus. Likewise, data from the child bus is used to create LIP packets that are returned to the proper bus master.

The use of LIP packets on a given I²C bus provides an extra level of I²C addressing. An I²C bus provides for 128 unique addresses by definition. In many cases, real world designs, however, typically contain I²C devices that use multiple I²C addresses

resulting in a practical limit of closer to 1-8 devices. By contrast each LIP bridge device uses only one I²C address and provides a child bus with 128 free addresses. Therefore LIP bridges expand the number of available addresses on the I²C bus from 128, to instead 128 multiplied by the number of LIP bridge devices, which is a maximum of
5 128x128=16384 I²C addresses.

Referring to Fig. 2, a high level functional block diagram of a LIP bridge device 10 is shown. The bridge device 10 couples to the LIP bus 12 via an LIP bus transceiver 20. This I²C transceiver is an I²C slave only, and responds to LIP packets addressed to the LIP bridge from a Host I²C Bus Master 16 (Fig. 1). The I²C bus master
10 is typically an intelligent device, e.g., a microprocessor, that is responsible for gathering data and providing control via the commands issued and received o the LIP bus. The I²C transceiver 20 can also function as a slave transmitter so that the Host I²C Bus Master 16 can extract data from the LIP bridge 10. In the incoming direction the bus transceiver 20 couples to a CRC (cyclical redundancy check) generator and checker 22 which calculates
15 a CRC code for any incoming or outgoing LIP packets. As is well known, a CRC code is a unique number that is related to the data in a mathematical way such that even a single bit change in the data will result in a different CRC code.

A bridge read engine 24 is activated by the LIP bus I²C transceiver 20 when a Host I²C Bus Master 16 wishes to extract data from the LIP bridge 10. If data is
20 available it is tagged with information to identify the intended receiver, the data, and length. This is followed by a CRC check code so that the Host I²C Bus Master 16 can verify that the data was not corrupted during transmission. If no data is available, the bridge read engine generates a packet signifying to the Host I²C Bus Master 16 that there was no data available. Outgoing LIP packet FIFOs 28, 29 accumulate data from requests
25 made to the LIP bridge 10 until the requesting Host I²C Bus Master 16 reads the data from the LIP bridge. There can be one or more such FIFOs, e.g., one for each Host I²C Bus Master. Although only one host bus master is required, additional benefits may be realized in system configurations including two or more I²C Bus Masters. In such configurations, data tagging and the ability to recover data obtained but transmitted
30 unsuccessfully due to, for example, multi-master interference, become valuable.

An incoming LIP packet FIFO 30 accumulates incoming LIP packets for processing by a LIP packet parser and dispatch function 32. The LIP packet parser and dispatch mechanism 32 removes LIP packets from the Incoming LIP Packet FIFO 30, and verifies that the packet passed the CRC check. It then verifies the packet contents are 5 a valid command and verifies that the entire packet was received within a specified time window. If all tests pass, then the command is forwarded to a command engine 36 or 52 for processing. If any tests fail, the packet is discarded and an error logged. Data from the LIP packet parser and dispatch is provided to a command collision detection unit 38 .

The command collision detection unit 38 determines if multiple Host I²C Bus 10 Masters 16 have pending commands that will result in the potential for a given master receiving the wrong data. In this case, a special packet is returned for all Host I²C Bus Master reads until the collision condition is clear. The packet informs all involved Host I²C Bus Masters 16 that their data is available, and can be obtained via a retry. An error logger 40 receives error signals from all relevant functional units, and writes the data in a 15 standard format to an internal error log 41. Error data is preserved until it is read out by a Host I²C Bus Master, then explicitly cleared. A LIP bridge global reset unit 42 is responsible for resetting the entire state of the LIP bridge device 10 when requested. It can also render the bridge inoperative and tri-state all outputs - in case the LIP bridge has an internal failure and must be isolated so that a partner LIP bridge can function in its 20 place. The LIP bridge global reset unit 42 receives inputs from three sources: a global watchdog timer 44, a LIP supply voltage monitor 46, and an incoming partner reset-in signal line 48. All three of these sources can cause a reset of the LIP bridge 10. In addition, if the partner reset-in signal line 48 is held asserted, it will render the LIP bridge inoperative and electrically inert by tri-stating all outputs.

25 The global watchdog timer 44 signals the LIP bridge global reset unit 42 if any functional unit within the LIP bridge fails to check in at a regular interval. This allows potential recovery from transient errors. The LIP supply voltage monitor 46 will signal the LIP bridge global reset unit 42 if the power supplied to the LIP bridge falls below a certain threshold. An event watchdog timer 48 is used by several functional units to time 30 a given operation.

A child bus I²C transceiver 50 functions as an I²C master only on the child bus 14. It sends data to and receives data from I²C targets 18 attached to the child bus in response to commands from the child bus command engine 36. The child bus command engine 36 receives commands from the LIP packet parser and dispatch unit 32 to send data to or 5 extract data from a given child bus I²C target and relays the request to the child bus I²C transceiver 50. In the case of a child bus read operation, all data received is placed into the respective outgoing LIP Packet FIFO 28, 29. If the read was unsuccessful according to the child bus I²C transceiver 50, then a formatted error packet is placed into the appropriate outgoing LIP packet FIFO 28, 29. A special function command engine 10 receives commands from the LIP packet parser and dispatch unit 32. An extensive list of commands exists to retry operations, read and clear error log entries, query the status of the LIP bridge, perform internal tests, and modify operational characteristics of the LIP bridge. Some of these commands place data into an appropriate outgoing LIP Packet FIFO 28, 29.

15 **LIP Protocol**

A unique protocol is utilized in accordance with the present invention between a host bus master, the I²C busses to which the host bus masters is connected, and target LIP bridges. The LIP bridges are the target of the messages from the host bus master. The host bus master and LIP bridges utilize LIP to communicate. LIP bridges provide 20 electrical I²C isolation, I²C address extension, and data integrity enhancement. The electrical isolation that LIP bridges supply between the host bus master busses and the actual child I²C busses enhances overall reliability of a system.

As mentioned, the LIP bridge supports a slave-only parent bus and a master-only child bus. In an exemplary embodiment, the parent bus is handled by high performance 25 dedicated I²C hardware within the LIP bridge microcontroller, and child bus communication is done using a firmware I²C driver with hardware assistance from the LIP bridge microcontroller. Alternately, communication on both busses could be implemented utilizing high performance hardware, or for lower cost and performance communication on both busses can be implemented predominately in firmware.

30 In another exemplary application of the present invention shown in Fig. 3, the host bus master 116 is the I²C master of A and B busses 112, 113, where two busses are

utilized to provide increased data integrity. These busses make use of LIP messages, where each of these busses is connected to one or more LIP bridges 110 which act as I²C slaves. Each LIP bridge 110 has a unique programmable I²C address selected by pin strapping on the LIP bridge device. Every LIP bridge is the I²C master of the single child bus 114 to which it is connected. One or more I²C devices 118 are attached to the child bus 114, and standard I²C protocol is used to communicate to them. Bridge cross resets are used to enhance reliability by allowing each LIP bridge to reset and/or tri-state the other bridge

An understanding of I²C communication is helpful to understanding the Layered I²C Protocol, since LIP is layered on standard I²C protocol. A description of the I²C protocol is included in "The I²C-Bus Specification" Version 2.0, December 1998, Philips Semiconductor, Version 2.1, January 2000 and "The I²C-bus and how to use it" April 1995, Philips Semiconductor, which are available at

http://www-us2.semiconductors.philips.com/acrobat/varioust/I2C_BUS_SPECIFICATION_2.pdf,

the entire content of the documents being incorporated by reference herein.

All communication between a host bus master 116 and a LIP bridge 110 takes place using the Layered I²C Protocol. Although LIP communication is bi-directional, the host bus master is always master and initiates all communication with the LIP bridge. Thus the host bus master 116 (in a manner similar to traditional I²C protocol) provides serial clock and data signals when transmitting to the LIP bridge (master transmitter), and (as master receiver) a clock for receiving messages from the LIP bridge. The LIP bridge therefore functions as an I²C slave when receiving data or slave transmitter when returning data to a host bus master. Thus, it is understood that the parent bus has the same operational characteristics as that of the standard I²C two wire bus.

Writing data from the I²C master (always the host bus master) to the I²C slave (always the LIP bridge) is initiated and carried to completion by the I²C master. Typically, the master asserts an I²C start on the bus, followed by a slave address with the write bit set. If the slave acknowledges receipt of the address, then the master can send one or more data bytes to the slave. Reception of each data byte must be acknowledged by the slave. A successful transaction is complete when the master asserts an I²C stop on the I²C bus.

When the master (host bus master) needs to read data from the slave (LIP bridge), the host bus master first writes a command to the LIP bridge to request the desired type and quantity of data the host bus master wishes to read. The master can then begin the read transaction. The read is initiated with an I²C start, followed by the slave (LIP bridge) address with the read bit set. After the LIP bridge slave acknowledges the [address + 'R'] byte, the host bus master is designated a master-receiver, and the LIP bridge slave becomes a slave-transmitter. The master then clocks data out of the slave a byte at a time, until the slave has supplied the number of bytes requested by the master. After the master receives each byte, the master must provide an acknowledge bit to the slave on the ninth clock pulse. This is normally done automatically by the host bus master's hardware I²C transceiver. The transaction is completed when the master purposely signals a no-acknowledge for the last data byte it receives, and then asserts an I²C stop condition on the bus.

In the exemplary embodiment of the invention, a master write command from the host bus master to the LIP bridge has a four byte format 120 as shown in Fig. 4. Each request to the LIP bridge will consist of exactly four bytes. A LIP Address 122, a Child address / Function field 124, followed by one byte (data to write or a count field for reads) 126, and finally a CRC 128 for the packet.

Every packet sent to the LIP bridge must be four bytes in length. Packets which are not exactly four bytes in length are discarded, and an error is logged. The LIP bridge marks the end of a packet by sensing a start or stop on the I²C bus. The packet is discarded and an error is logged if a packet is shorter than four bytes and is not completed within a time out period or if a new packet is sent before the previous packet is complete.

The LIP bridge can return from one to fifteen bytes of data to the host bus master during a read operation plus one additional byte which is the CRC byte for the data read. If the master continues to read data past the number of bytes requested in the read count field (plus one more byte of CRC), then the LIP bridge will return the extra bytes as valid CRC values. If the master terminates the read transaction (by no-acknowledging a byte) before 'read count' bytes (plus the CRC byte) are read, then an "**UNREAD_DISC**" error will be logged and the remaining data will be discarded. Once the host bus master begins reading data from the LIP bridge, the host bus master has a fixed time period to clock all

the data for the read transaction out of the LIP bridge. After the fixed time period, an “**SLV_XMT_TIMEOUT**” error will be logged, and the remaining data will be discarded.

Each LIP bridge responds to a unique I²C address configured by strapping pins on the LIP bridge device. As will be explained herein, an exemplary bridge device will typically be incorporated within the context of a microcontroller. Other possible embodiments could include incorporation an ASIC. Moreover, the hardware requirement is small enough that the LIP bridge could occupy a reasonably small portion of a large system ASIC. Alternately, the LIP bridge could use a small fraction of the resources of a system’s main processor (such as in a personal computer or an industrial controller).

The hardware address strapping 130 will be assigned as shown in Fig. 5. The LIP address byte 122 (Fig. 6) identifies which LIP bridge the command packet is destined, and whether the packet describes a read or a write command. Thus there are seven bits available for addressing LIP bridges. The I²C protocol does not allow for address data protection on the bus. However, transmitted addresses are protected by the packet CRC. If the address field of the packet is corrupted, and that causes it to arrive at the wrong LIP bridge, then the LIP bridge accepting the packet will ignore the packet and log an error due to an invalid packet CRC. The LIP bridge device will have seven pins available for address strapping (plus one address parity pin to make odd parity), allowing up to 128 LIP bridges per bus. The strapping pins A0-A6 will correspond to bits 1-7 respectively in the LIP address 122 (see Fig. 6). On the parent bus during transactions, bit 0 is a Read/Write function bit pertaining to the LIP bridge addresses, in accordance with standard I²C protocol. In one exemplary embodiment, the LIP bridge will not function if the address strapping does not produce odd parity. This parity protection will normally prevent LIP bridge address contention on the LIP bus. Should multiple strapping errors defeat this mechanism, then the CRC protection on each packet will prevent data corruption in case two LIP bridges are responding to the same address. Ultimately, the CRC protection will allow the host bus master to detect the contention fault.

Referring to Fig. 7, it can be seen that the Child Address / Function byte 124 can be used for one of two purposes. As a child bus address, this byte can be used to cause an address cycle on the child bus to begin a read or write transaction to a target on the child

bus. All transactions on the child bus begin with an I²C start followed by a child address. Because of the variety of target I²C devices and resulting transactions, the I²C child address may be followed by reading or writing to the target. The type of transaction (read or write) is determined by bit zero of the child address. The number of bytes written to or read from a child bus I²C target may vary depending on the target device and the transaction type.

Secondly, if the Child Address field 124 is specified as binary ‘1111.111x’ (0xFF or 0xFE), then the entire packet is interpreted as a special function. Special functions are used to query the LIP bridge or perform specific LIP bridge operations. In the embodiment of Fig. 4, the low bit is used to identify the host bus master that is requesting the special function command. If the low bit is ‘0’ the command is being requested by host bus master0, and if the bit is ‘1’ the command is requested by host bus master1. The value of this bit is set by the requesting host bus master, passed through the LIP bridge, and returned in a “Read Data Tag” byte 132 (Fig. 9) if appropriate. For special function commands that return data to the host bus master, this allows the requesting host bus master to verify that the data it is reading is actually intended for it. The use of this bit by the host bus master is equivalent to the “SrcId” field of the Read Count byte sent during child bus read commands. (See Fig. 8.)

Still referring to Fig. 7, the Child Address field 124 specifies whether the child will be written to or read from. If the transaction is a ‘write’ then the “write data” field 126 is the data written to the child. The LIP bridge does not interpret this data – it is simply passed through. It is up to the master to issue the proper number of data bytes in the correct sequence to perform a desired operation on the child bus I²C target.

The host bus master can perform single byte writes to an I²C target on the child bus by sending one packet to the LIP bridge. The four-byte packet will contain the child address 124 and the write data 126. If a multiple byte write is not currently in progress, the LIP bridge will initiate an I²C start on the child bus, transmit the child address and write data, and issue a stop on the I²C child bus. Single byte writes are useful for simple devices such as byte wide I²C IO expanders.

Some I²C targets on the child bus require multiple bytes of data from the host bus master to perform common operations. The LIP bridge supports writing multiple bytes to

a child bus target as follows. The host bus master must: 1) issue the “**CHILD_I2C_START**” special function command to directly cause an I²C start on the child bus; 2) issue the desired number of single byte write packets to the intended child bus target; since an I²C start was explicitly forced by host bus master, these write packets do not 5 generate start cycles on the child bus, and only the first packet causes an address to be sent out on the child bus and 3) issue the “**CHILD_I2C_STOP**” special function command to directly cause an I²C stop on the child bus, or issue a write with a child address field different from the first data packet.

If not explicitly requested by the host bus master, a stop will automatically be 10 issued on the child bus by the LIP bridge if during a multiple byte write the LIP bridge receives a packet from host bus master with a different child bus target I²C address field.

As shown in Fig. 8, if the transaction is a child bus read, then the second byte 126 is a count field which specifies how many bytes the host bus master wishes to receive. This count field can specify from one to fifteen bytes inclusive. A count of zero or 15 greater than 15 will cause the command to be ignored, and an error will be logged. The “RdCnt” field is six bits wide to allow for a possible future increase in read packet lengths. The “SrcId” field is a one-bit identification tag that the LIP bridge returns to the host bus master when the host bus master ultimately reads the child bus data. When submitting a child bus read request, host bus master0 should clear this bit, and host bus 20 master1 should set this bit to ‘1’.

Referring to Fig. 9, it is illustrated that during a LIP bridge read by the host bus master, the LIP bridge returns a “Read Data Tag” byte 132 to the host bus master before actual data is returned. This is done to help a given host bus master verify that the incoming data belongs to it, is the quantity expected, and is valid data. The data indicated by reference numeral 130 is returned to the host bus master as a response to the 25 LIP bridge read. The “Read Data Tag” byte consists of three fields. The RdCnt field 134 is the amount of data the LIP bridge is ready to return to the host bus master. This amount may differ from the “RdCnt” amount requested in the original child bus read command. The SrcId field value 136 comes from the original host bus master child bus read (or special function command) request and is ‘0’ for host bus master0, and ‘1’ for 30

host bus master1. The NoData field 138 indicates if there is data available for the LIP bridge read.

Table 1- summarizes how to interpret the “Read Data Tag” byte.

NoData	SrcId	RdCnt	Interpretation (and recovery)
1	X	0	The LIP bridge is responding to a LIP bridge read that was not expected, or potentially, the original request for the data was corrupt so that no data is available for a LIP bridge read. The entire transaction should be retried.
1	X	Non 0	The LIP bridge was unable to obtain data from the Child bus for the host bus master's read request due to a child bus error. The SMC can check the LIP bridge status byte to determine if there was a child bus error or a LIP protocol violation. The entire transaction should be retried.
0	X	1-15	The LIP bridge obtained RdCnt bytes for the host bus master's child bus read request. The bytes can be read from the LIP bridge along with the CRC. Data will be available for the “R_LAST_CHILD_DATA_x” command should the SMC need to retry the LIP bridge read. If the SMC detects that the SrcID field is incorrect, then it has accidentally snatched the other host bus master's data. The correct data can likely be obtained by issuing the appropriate “R_LAST_CHILD_DATA_x” command. If that command results in a “no-data” return from the LIP bridge, the entire transaction should be retried.
0	X	0	The LIP bridge is responding to a LIP bridge read during a multiple SMC read command collision. “RdCnt” field of zero indicates that all data read by SMC for this transaction will be random (invalid) with a valid CRC. The data can be recovered with the appropriate “R_LAST_CHILD_DATA_x” cmd, after a staggered timed back off to avoid another conflict.

- 5 The child bus read command is sent by the host bus master to define the type and quantity of data the host bus master wishes to receive from the LIP bridge. Although all commands *sent to* the LIP bridge from the host bus master are a fixed length of four bytes, the quantity of data *returned* to the host bus master during a LIP bridge read is the quantity the host bus master reads out based on the read request – and can thus vary. To
 10 receive the data the host bus master must begin a new transaction on the LIP bus which consists of an I²C start, followed by the LIP address byte with the R!/W bit set (to indicate a read operation). The host bus master can then read the data it previously requested from the LIP bridge. The return data will consist of a “Read Data Tag” byte 132, followed by the amount of data 140 specified in the RdCnt field 134 of the “Read
 15 Data Tag” byte, plus one CRC byte 142.

There is a subset of commands that can not be issued between the child bus read command (or special function command prefixed by “R_”) sent to the LIP bridge and the actual reading of the data (via a LIP bridge read). This restricted subset includes all commands in Table 1 prefixed by “R_”, and child bus read requests. The set of safe 5 commands that can be issued during a pending child bus read request include child bus write requests and various LIP bridge maintenance commands. Issuing any one of the restricted commands has a different effect depending on the source requester. A host bus master may also be referred to as a system master controller (SMC).

Table 2

Command N	Command N+1	Result
SMCx: Child bus read or special function command prefixed by “R_”.	SMCx: child bus read or special function command prefixed by “R_”.	The data for Command N is discarded in favor of the data for command N+1. A SNG_RD_CNFLT error is logged. The next LIP bridge read will return data for command N+1.
SMCx: Child bus read or special function command prefixed by “R_”.	SMCy: child bus read or special function command prefixed by “R_”.	Commands N and N+1 are both honored and executed. No error is logged for the collision. When SMCx and SMCy perform a LIP bridge read to extract their data: <ol style="list-style-type: none"> 1. The reads are treated as unexpected returning a “Read Data Tag” of ‘0’. The data stream returned will consist of a random seed followed by a stream of bytes for which the last byte will be valid CRC for the previous bytes. 2. SMCx and SMCy must perform a timed back off to ensure no new child bus read or special function command prefixed by “R_” is performed until all outstanding data is fully recovered. 3. SMCx and SMCy can recover their requested data by executing a R_LST_CHILD_DATA_IDn command, so long as no new commands overwrite the data. If the data is overwritten, an “UNREAD_DISC” error is logged.

10

Beginning with the “Read Data Tag” byte and followed by all bytes from the target child I²C device, the LIP bridge will accumulate a CRC for the read transfer. The CRC is accumulated for the total number of bytes requested in the read command or for 15 as many bytes as the child bus transfer continues, in case the child bus transfer is aborted before completion.

In a similar fashion the LIP bridge will accumulate a CRC for the data requested by any special function command which returns data to the host bus master, including the “Read Data Tag” byte. The LIP bridge makes all calculated CRCs available for immediate transmission following the last data byte. The host bus master must read one 5 byte beyond the last requested data byte to obtain the CRC. If the host bus master fails to read the CRC byte (by terminating the read transaction before clocking out the CRC) the LIP bridge will log an “**UNREAD_DISC**” error. The CRC can be obtained until it is overwritten by a new CRC.

In case a LIP bridge detects a hard fault on the child bus, any child bus read 10 transaction will return the “Read Data Tag” byte indicating an error, followed by a stream of random data bytes to the host bus master (length equal to the length requested in the original read request), and a valid CRC byte. This behavior will insure that the host bus master detects an error condition. The LIP bridge will *not* retry the failed child bus read operation.

15 Every four-byte packet to the LIP bridge concludes with a CRC byte. This byte is calculated on the first three bytes of the packet using a CRC algorithm. The LIP bridge verifies that the CRC sent by the host bus master matches the CRC it calculates for the received data. If a mismatch between the CRC’s is detected, the packet is ignored, and a “**BAD_CRC_IN**” error is logged.

20 The host bus master can detect a missing LIP bridge easily. LIP bridge presence detection is best done immediately following a LIP bridge or system reset event to avoid misinterpreting an input queue overflow condition as a missing LIP bridge. If the host bus master transmits a LIP address on the LIP bus and that address byte is followed by a no-acknowledge, then there is no LIP bridge responding to that LIP address. If the LIP 25 address is followed by an acknowledge, then a LIP bridge is present and responding to that LIP address.

The LIP bridge has an input queue for accepting packets from the host bus master. This queue has a limited depth. If the host bus master should fill the queue by transmitting packets faster than the LIP bridge can process them, then the LIP bridge will 30 signal a queue full condition by no-acknowledging the LIP address and issuing no-acknowledge’s for each byte the host bus master sends after the LIP address. This no-

acknowledge signal will continue for all bytes the host bus master attempts to send to the LIP bridge until the LIP bridge has had time to clear some of the input queue. The LIP bridge will log an “input queue full” error. The host bus master can continue re-sending the packet’s bytes after a short delay.

5 The LIP bridge saves the data portion of the last master write packet received from the host bus master. The host bus master can read back this data if desired. If after receiving a packet the LIP bridge detects a CRC mismatch with the received CRC, the packet is ignored, and an error is logged. The host bus master can query the LIP bridge for the status and/or the last data sent to the LIP bridge if there is suspicion of a problem.

10 LIP bus errors can be caused by momentary electrical disturbances from hot-plug events, or more serious problems such as failing hardware. The LIP bus is a two wire serial bus that electrically meets the I²C electrical specifications. The simplicity of the I²C low level protocol limits the number of errors that can happen on the bus to: 1) faults which cause one of the two bus wires to remain stuck at a logic level and 2) transient
15 errors on the bus wires which corrupt a byte or address in transit on the bus. The errors in the first case are detectable by the host bus master. The LIP bridge functions as a slave to the host bus master and so can’t reasonably detect such errors. Transient errors can affect both the host bus master and the LIP bridge.

20 The LIP bridge and the protocol itself are designed to provide electrical isolation, address extension, and data integrity enhancement by bridging the LIP bus and the attached child bus. The LIP bridge has no knowledge of the purpose of the data passed through it, and therefore the LIP bridge is incapable of detecting errors that involve more than one packet. The LIP bridge can only detect errors within a single master write packet from host bus master. When the host bus master is reading data from the LIP
25 bridge (with the LIP bridge functioning as a slave transmitter) the host bus master will be able to detect LIP bus errors using the CRC supplied by the LIP bridge. Table 3 below lists high level LIP bus errors and recovery actions.

Table 3

Error Type	Error Outcome	Recovery Action by host bus master
host bus master write to LIP bridge with corrupted four-byte command packet.	Packet CRC mismatch detected in LIP bridge, packet is ignored in LIP bridge, LIP bridge logs an error.	host bus master ultimately discovers discrepancy via cross checking or via reading LIP bridge error log. host bus master either retries operation or uses data from other LIP bridge.

Portion of multi-byte host bus master write to LIP bridge corrupted.	Packet CRC mismatch detected in LIP bridge, packet is ignored in LIP bridge, LIP bridge logs an error.	After completing all master writes to LIP bridge associated with multi-byte child bus write, the host bus master reads the LIP bridge error log and notes one or more errors. host bus master must reissue multi-byte transaction.
host bus master receives data from LIP bridge as slave transmitter, data stream is corrupted.	As a slave transmitter LIP bridge can't detect this type of error.	Upon receiving all data, host bus master determines via cross check or by checking CRC for received data that the data is corrupt. host bus master can issue R_LAST_CHILD_DATA command to recover data from a child bus target, or in the case of corrupt data from a special function command – reissue the command.

Child Bus Arbitration

The LIP bridge is the master of the child bus it is attached to. Because in the exemplary implementation of Fig. 4, there are two LIP bridges 110 connected to each child bus 114, they must arbitrate for the child bus when there is a need to communicate with a child bus target 118. The procedure for arbitration is defined in the I²C specification and is used by the LIP bridge. Following the I²C specification in this area guarantees there will be no I²C contention on the child bus. If the two LIP bridges receive commands from the host bus master which require use of the child bus, then each LIP bridge will arbitrate for the bus, and one will win. When the bus is free following the completion of the child bus transaction, the LIP bridge which lost arbitration can try to arbitrate again. There is no priority in arbitration so each LIP bridge has an equal opportunity to win the arbitration.

An interesting property of I²C occurs when two LIP masters simultaneously start the exact same transaction on the same child bus to the same child bus target. In this case it is possible that the transaction will proceed on both LIP bridges in lockstep – with each LIP bridge thinking that it is the master for the transaction. Because of data and clock OR'ing, and the rules of data and clock toggling, this is perfectly allowable and will not degrade signal integrity or performance on the bus. It has the side benefit of guaranteeing that the host bus master will see identical data from the child bus since it was read only once from the source.

Special Function Commands

Special Function commands are used to cause the LIP bridge to perform a specific action or return to the host bus master requested data. Special functions are provided for

verification of data validity and other purposes. There are several different classes of special function commands. For example, special function commands include commands neither requiring nor returning data. These commands perform a simple action within the bridge or on the child bus. Also included are commands that return data to the host bus master on a subsequent master read of the LIP bridge. These commands typically provide LIP bridge internal information or status to the host bus master. In Table 4, these commands are prefixed by “R_”. In addition, special function commands are commands that require data from the host bus master before being invoked. In Table 4, these commands are prefixed by “W_”.

10 Table 4

<u>Special Function</u>	<u>Hex Command Code</u>	<u>Comments</u>
<i>Reserved</i>	0x00	Reserved command
R_I2C_ADDR	0x01	Returns one byte I ² C address that LIP bridge is strapped to in hardware. The host bus master can use this command to verify that it is communicating with the LIP bridge it attempted to address and there are no address collisions.
R_TEST_PATT	0x03	Returns test pattern of 0xAA. The host bus master can use this command to verify access to the LIP bus.
R_STATUS	0x05	Returns LIP status byte
R_VERSION	0x07	Returns one byte LIP version number. This number should be used by host bus master to track LIP capabilities.
R_LIP_ERRLOG	0x09	Returns error log for LIP bus
R_CHILD_ERRLOG	0x0B	Returns error log for child bus
R_LAST_DATA_BYTE	0x0D	Return last “write data” field from command packet. Returns one byte - last data sent.
R_LAST_CRC	0x0F	Return last calculated CRC. Returns one byte.
R_DUMP_LIP_RAM	0x11	Returns all LIP memory bytes from address 0-191. This is for diagnostic or error logging purposes only.
R_LST_CHILD_DATA_ID0	0x13	Return all data LIP bridge gathered from last child bus read command issued by source ID 0.
R_LST_CHILD_DATA_ID1	0x15	Return all data LIP bridge gathered from last child bus read command issued by source ID 1.
CLEAR_CHILD_ERRLOG	0x02	Rearm and clear error data from child bus error log. Also updates LIP status byte.
CLEAR_LIP_ERRLOG	0x04	Rearm and clear error data from LIP bus error log. Also updates LIP status byte.
CHILD_I2C_START	0x06	Perform I ² C start on child bus. Used to initiate multi-byte write.
CHILD_I2C_STOP	0x08	Perform I ² C stop on child bus. Used to end multi-byte write.
ENABLE_BAD_CRC	0x0A	Cause all calculated CRC’s returned to host bus master to be incorrect. Mode stays enabled for all transactions until mode is disabled again. This is for diagnostic purposes only.
DISABLE_BAD_CRC	0x0C	Send correct CRC data to host bus master for all transactions. This is the power on / reset default.
RESET_LIP_SELF	0x0E	Reset this LIP bridge.
RESET_LIP_PARTNER	0x10	Reset partner LIP bridge.

HOLDRST_LIP_PARTNER	0x12	Assert then hold partner LIP bridge in reset. The partner LIP bridge will be held in reset. Partner reset can be released by issuing a RESET_LIP_PARTNER command. This command is useful in case the host bus master suspects that the partner LIP bridge has gone bad, and needs to be held off the child I ^C and LIP busses.
NOP	0x14	Does nothing. During transmission by the host bus master, the LIP bridge will acknowledge each byte of the packet. Upon successful reception of a valid NOP command, the command is ignored. No state within the LIP bridge is changed. This command is intended to provide a method for the host bus master to detect that a LIP bridge is present, without the need to read data back from the LIP bridge (as with R_TEST_PATT , etc.). A BAD_CRC_IN error will be logged if the CRC is bad for NOP command packet.
<i>Reserved for future use.</i>	0x14, 0x16, 0x17-xFF	

LIP Bridge Status Byte

Referring to Fig. 10, the LIP bridge status byte 150 contains a one byte summary of the most important aspects of LIP bridge health. The host bus master has read only access to this status byte. Following any type of LIP bridge reset or power cycle, the

5 value of all status bits within the byte is zero. Status Bit Descriptions are as follows:

RAZ - “read as zero” indicates a bit reserved for future use that will return a zero if read.

CBRE - Child Bus Read Error indicates the LIP bridge has detected and logged an error on its child bus during a read operation to a child bus target by the LIP bridge. The first error that occurs is logged and locked in the child bus error log. The details of the error

10 can be obtained by issuing the “**R_CHILD_ERRLOG**” special function command.

Issuing the “**CLEAR_CHILD_ERRLOG**” command will clear and rearm the error log, and also this status bit. CBWE - Child Bus Write Error. The LIP bridge has detected and logged an error on its child bus during a write operation by the LIP bridge to a child bus target. The first error that occurs is logged and locked in the child bus error log. The

15 details of the error can be obtained by issuing the “**R_CHILD_ERRLOG**” special

function command. Issuing the “**CLEAR_CHILD_ERRLOG**” command will clear and rearm the error log, and also this status bit. LBRE - LIP Bus Read Error indicates the LIP bridge has detected and logged an error on the LIP bus during a read from the LIP bridge by the host bus master. The first error that occurs is logged and locked in the LIP bus

20 error log. The details of the error can be obtained by issuing the “**R_LIP_ERRLOG**” special function command. Issuing the “**CLEAR_LIP_ERRLOG**” command will clear

and rearm the error log, and also this status bit. LBWE - LIP Bus write Error indicates the LIP bridge has detected and logged an error on the LIP bus during a write to the LIP

bridge by the host bus master. The first error that occurs is logged and locked in the LIP bus error log. The details of the error can be obtained by issuing the “R_LIP_ERRLOG” special function command. Issuing the “CLEAR_LIP_ERRLOG” command will clear and rearm the error log, and also this status bit. ME - Multiple errors bit indicates that the 5 LIP bridge has encountered more than one instance of one or more of the error types, and so some amount of error history will be available via the “R_LIP_ERRLOG” and “R_CHILD_ERRLOG” commands. The ME bit will automatically clear when both error logs are cleared.

LIP Bridge Error Logs

10 Table 5 illustrates an exemplary structure that is returned in response to the host bus master requesting error information for the LIP bus or the child bus. One structure is maintained for the LIP bus, and one for the child bus. The log’s data bytes are sent in the numbered order given below. All fields are cleared by executing the “rearm and clear error” command for a given bus. If any logged error fields contain error data (and are thus locked against any changes), then a clear operation will rearm them to accumulate 15 errors again. The table lists the byte ordering, an abbreviation for the error log field, and a description of the data in the field.

Table 5

<u>Order</u>	<u>Name</u>	<u>Description</u>
1	NUM_ERR	Number of errors accumulated following a “rearm and clear error” command for a particular bus (child or LIP), or any type of LIP bridge reset.
2	W_ERR1	Error code for first latched error associated with a master write operation to the bus.
3	W_ERR1_CA	Child bus address (if any) associated with first latched write error, or zero if a child bus address was not involved.
4	W_ERR1_CMD	Special function command code or child bus “Read Data Tag” associated with first latched write error.
5	R_ERR1	Error code for first latched error associated with a master read operation from the bus.
6	R_ERR1_CA	Child bus address (if any) associated with first latched read error, or zero if a child bus address was not involved.
7	R_ERR1_CMD	Special function command code or child bus “Read Data Tag” associated with first latched read error.
8	ERR2	Second latched error code.
9	ERR3	Third latched error code.

LIP Bridge Error Codes

The LIP bus and the LIP bridge's child bus each have a dedicated error log with the structure given in Table 5, and error codes in Tables 6 and 7. After the first error is stored, that part of the error log is locked from further change and one or more bits are set in the "LIP bridge status byte" as appropriate. Following the initial error of a given type (read or write) there is space in the error log for two additional errors codes. These are used to log an error code if the initial error log entry of a given type (read or write) is full. This allows for logging one read and/or one write error plus two more error codes for the each bus. When all entries in an error log are filled, subsequent error information will be lost. Any error will cause the appropriate bit in the LIP bridge status byte to be set and locked. Error data is entirely cleared in a given error log by executing the appropriate clear command for the error log. The clear command also rearms the error log to receive data again, and clears the appropriate bit (or bits) in the LIP status register. Note that LIP bus errors and general LIP bridge errors fall into the numerical range of 0x1-0x80, while child bus errors are numbered from 0x80-0xFF. This allows the two types of errors to be distinguished in the **ERR2** and **ERR3** fields of the error log.

Table 6

LIP Bus Errors

NO_ERROR	0x00	No Error present
BAD_CMD	0x01	Command written to LIP bridge did not consist of correct four byte packet. Command was ignored.
BAD_READ_CNT	0x02	Invalid 'read count' field in a read command packet. The 'read count' field was outside the range of 1-15 bytes inclusive.
BAD_CRC_IN	0x03	CRC check failed on incoming command, command was ignored.
QUEUE_FULL	0x04	Input queue full, LIP bridge acknowledged LIP address and then no-acknowledged subsequent incoming data bytes.
RCV_TIMEOUT	0x05	Receive timeout. The time between the reception of the LIP address to the reception of the fourth command byte exceeded time limit. Command was ignored.
WATCHDOG_RST	0x06	Watch dog reset. An internal error occurred in the LIP bridge which caused the watch dog timer to hard reset the LIP bridge. All internal state has been reset, a stop has been issued to the child bus, and any commands in process have been lost.
INTERNAL_ERR	0x07	Internal error. An unspecified internal error has occurred within the LIP bridge.
UNREAD_DISC	0x08	Unread data discarded. The host bus master read less data from the LIP bridge than it requested in the 'read count' field of the command packet and/or failed to read the extra CRC byte, by terminating the read transaction early with a no-acknowledge on a data byte from the LIP bridge. The remaining data and/or CRC are discarded.
READ_OVERRUN	0x09	Read overrun error. The host bus master read more data from the LIP bridge than it requested as part of a read or special function command. The extra data is returned as random data with a valid CRC.
BROWN_RESET	0x0A	Brown Out reset. A drop in supply voltage caused the LIP bridge to reset.
RSVD_CMD_ERR	0x0B	Reserved command error. The host bus master requested execution of a special function command with a reserved command code. The command was ignored.

DUMP_INCOMP	0x0C	RAM Dump incomplete. The LIP bridge was unable to return all 192 bytes of RAM to the host bus master following a DUMP_LIP_RAM command. Either the host bus master no-acknowledged the data before fully sent, or the transaction took longer than 50mS.
XMT_TIMEOUT	0x0D	Slave transmission timeout. The time elapsed since the host bus master clocked out the first byte of data during a LIP bridge read exceeded the bridge slave transmit time-out before the CRC byte was clocked out, indicating an incomplete LIP bridge read.
SNG_RD_CNFLT	0x0E	Single host bus master Read Conflict. A single given host bus master issued two consecutive commands to the LIP bridge (and mix of child bus read or special function command prefixed by “R_”) before reading the data from the first command.
MULT_RD_CNFLT	0x0F	Multiple host bus master Read Conflict. host bus masterx issued a child bus read or special function command prefixed by “R_”, and before host bus masterx performed a LIP bridge Read to extract the data, host bus mastery issued a child bus read or special function command prefixed by “R_”.
UNEXPECTED_RD	0x10	The LIP bridge received a LIP bridge read when there was no data available for transmission to the host bus master. This could occur if the original read request was corrupted or otherwise lost or dropped, resulting in no data available for the subsequent LIP bridge read.
	0x11-0x80	Reserved

Table 7

Child Bus errors

CHILD_SCL_SL	0x81	I ² C clock line stuck at logical zero. This is a hardware fault, or possibly a long glitch from a hot plug event.
CHILD_SCL_SH	0x82	I ² C clock line stuck at logical one. This is a hardware fault, or possibly a long glitch from a hot plug event.
CHILD_SDA_SL	0x83	I ² C data line stuck at logical zero. This is a hardware fault, or possibly a long glitch from a hot plug event.
CHILD_SDA_SH	0x84	I ² C data line stuck at logical one. This is a hardware fault, or possibly a long glitch from a hot plug event.
CHILD_ADDR_NOACK	0x85	No response from I ² C target (no-acknowledge from address cycle)
CHILD_DATA_NOACK	0x86	Target no-acknowledged data transfer.
CHILD_ARB_ERR	0x87	LIP bridge could not obtain access to the child bus from the other LIP bridge.
	0x88-0xff	Reserved

5

CRC Algorithm

A CRC Algorithm is used to calculate all CRC's within the LIP bridge. It is a property of the CRC algorithm that if the last byte processed is the transmitted CRC, then the resulting calculated CRC will always be zero if there has been no transmission error.

- 10 Any non-zero value would indicate a transmission error. The algorithm is capable of detecting: 1) any odd number of errors anywhere within the packet (i.e. -1,3,5,7... bit errors), 2) all double-bit errors anywhere within packet, 3) any cluster of errors that can be contained within an 8-bit “window” (1-8 bits incorrect) and 4) most larger clusters of errors.

- 15 The CRC calculation can be represented by a linear shift register with feedback taps given by the polynomial $X^8 + X^5 + X^4 + 1$. This can be implemented in software by a

loop construct or a table lookup. The loop implementation produces compact code (about 20 instructions), but uses about 150 machine cycles to execute. The table implementation uses more code space (300 bytes or more) but is much faster (perhaps 10-20 machine cycles). Consult “Technical Aspects Of Data Communication, Third Edition, 5 McNamara” for theory and implementation of several different types of CRC algorithms and further references on CRC’s in general.

Exemplary Transactions

Now that the basic structure of the LIP bridge device and its accompanying protocol have been described, the following illustrates some typical transactions between 10 the host bus master and the LIP bridge. The byte ordering in the packets below is first byte to last byte from left to right. Within each byte, the bits are ordered MSB to LSB from left to right. In all of the transaction samples, note that the “acknowledge / no-acknowledge” bit is provided by the I²C interface hardware automatically. In fact, for most hardware implementations, it is not possible to modify or prevent the proper use of 15 this bit. It is shown in the transactions for completeness.

Fig. 11 illustrates a host bus master to LIP One Byte Child Bus Write 160 and Table 6 illustrates the symbol key for Figs. 11 - 16. The host bus master uses this transaction to issue a one-byte write to a target on the child I²C bus. This transaction is useful for writing to any I²C target requiring one byte, such as a byte wide I²C parallel expander. This transaction will cause 20 the following sequence on the child bus:

1. Arbitrate for child bus
2. I²C start
3. Address the I²C device on the child bus specified by the child address
4. Write the data from the data field
- 25 5. I²C stop

Note that the child bus is not released by the LIP bridge until the entire transaction is complete. The transaction may cause any of the following errors to be logged: 1) LIP errors – Bad command, CRC check failed, receive timeout, input queue full and 2) Child errors - All

30 Fig. 12 illustrates a host bus master to LIP Multi-Byte Write 162. The host bus master can use this transaction to issue one or more bytes of writes to a target on the child

I²C bus. Any number of bytes (greater than one) can be sent to a child bus target this way, assuming the target device will accept them. This command is useful for child bus I²C targets requiring more than one byte, such as 16 bit parallel I²C expanders, and EEPROM devices.

5 If it is essential for the data to arrive at the I²C target on the child bus intact, the host bus master can check the LIP status byte after the transmission to insure the transaction was error free. Reading back the data sent between data packets will interrupt this transaction, and should not be done. This transaction will cause the following sequence on the child bus:

- 10 1. Arbitrate for child bus
- 2. I²C start
- 3. Address the I²C device on the child bus specified by the child address
- 4. Write the data from the data field of subsequent single byte write packets until the CA field no longer matches that of the first single byte write packet.

15 5. I²C stop
Note that the child bus is not released by the LIP bridge until the entire transaction is complete.

The transaction may cause any of the following errors to be logged: 1) LIP errors – Bad command, CRC check failed, receive timeout, input queue full, reserved command
20 error and 2) Child errors – All

Fig. 13 illustrates a Special Function Action Neither Requiring Nor Returning Data 164. The host bus master uses this transaction to invoke a special function action that neither requires nor returns data. Execution of commands that perform an action can be verified by reading the LIP status byte. The LIP status byte will indicate if there are any errors latched. Some examples of 25 this command type are: **CLEAR_LIP_ERRLOG**, **CLEAR_CHILD_ERRLOG**, **CHILD_I2C_START**, **CHILD_I2C_STOP**, all **ENABLE_**, **DISABLE_** commands, and all **RESET_** commands.

The transaction may cause any of the following errors to be logged: 1) LIP errors – Bad command, CRC check failed, receive timeout, input queue full, reserved command
30 error and 2) Child errors – I²C bus stuck-at errors.

Fig. 14 illustrates a Special Function Action Returning Data 166. The host bus master uses this transaction to invoke a special function action that returns data.

Explicitly verifying execution of these commands is not necessary, since they return data. Failure to return data would be the failure indicator, however any errors encountered by the LIP bridge are logged. All such commands are prefixed by “R_” in Table 1. Some examples of such a command: **R_VERSION**, **R_STATUS**,

5 **R_LST_CHILD_DATA_ID0** (returns multiple bytes), **R_LIP_ERRLOG**,
R_CHILD_ERRLOG (returns multiple bytes).

When issuing the special function request, the issuing host bus master identifies itself to the LIP bridge via the low bit of the Child Bus address / Special function field. This identification is passed through the LIP bridge, and returned to the host bus master
10 as part of the “Read Data Tag”.

The host bus master should clock out the “Read Data Tag” byte, followed by the number of data bytes that the requested special function command provides, plus one CRC byte. The special function will provide one or more bytes of data depending on the requested command. If the host bus master continues to clock data out past the proper
15 amount, then each extra data byte returned will be valid CRC for the previous bytes, and a “**READ_OVERRUN**” error will be logged. Note that the host bus master can check the “Read Data Tag” field to verify that the data it is receiving was actually intended for it by checking the “SrcId” bit. Additionally, the “RdCnt” field can be used to further identify the read transaction. If the “NoData” bit is set then there is no data available for
20 this read transaction, and the **R_LST_CHILD_DATA_IDn** command can not be used for recovery. This could be the result of a child bus error.

The transaction may cause any of the following errors to be logged: LIP errors – Bad command, CRC check failed, receive timeout, input queue full, unread data discarded, read overrun, reserved command error

25 Fig. 15 illustrates a Special Function Action Requiring Data 168. The host bus master uses this transaction to invoke a special function action that requires data. This capability is provided for possible future use, it is currently not a part of the exemplary embodiment. The transaction may cause any of the following errors to be logged: 1) LIP errors – Ill formed command, CRC check failed, Receive timeout and 2) special function
30 errors - Reserved command error

Fig. 16 illustrates a host bus master Child Bus Read Via LIP Bridge Action. The host bus master should use this transaction to read data from a child bus I²C target. Any preparation of child bus I²C target for a read operation must be done before the child bus read is requested. For example, if the child bus I²C target is a particular address within an EEPROM device, then the appropriate commands for setting the EEPROM address must be sent before the read transaction is requested.

Following transmission of the child bus read request, the host bus master must perform a LIP bridge read. The host bus master should clock out the “Read Data Tag” byte, followed by the number of data bytes specified in the RdCnt field, plus one CRC byte. This can be from three to seventeen bytes inclusive. If the host bus master continues to clock data out past the proper amount, then the extra bytes returned will be valid CRCs, and a “READ_OVERRUN” error will be logged. Note that the host bus master can check the “Read Data Tag” field to verify that the data it is receiving was actually intended for it by checking the “SrcId” bit. Additionally, the “RdCnt” field can be used to further identify the read transaction. If the “NoData” bit is set then there is no data available for this read transaction, and the R_LST_CHILD_DATA_IDn command can not be used for recovery. This could be the result of a child bus error.

This transaction will cause the following sequence on the child bus:

1. I²C start.
2. Address the I²C device on the child bus specified by the child address and request a “read” transaction type.
3. Read data from the child bus I²C device until the count specified in the Read Count field is reached, or until an error prevents further reading.
4. I²C stop.

The transaction may cause any of the following errors to be logged: 1) LIP errors – Bad command, CRC check failed, receive timeout, input queue full, Unread Data Discarded, Read Overrun, bad read count and 2) Child Bus Errors – All.

LIP Bridge Microcontroller

The LIP bridge can be implemented using one of several microcontrollers, for example, those made by Microchip Technology Inc. There are several devices which are

optimal for LIP bridge use. These devices have a hardware I²C interface that will facilitate excellent performance. Exemplary microcontrollers 180, 182 with their associated pin outs are shown in Figs. 17-18.

Referring to Figs. 19 –21, in connection with Fig. 2, a design overview of some of the basic firmware required to implement the I²C bridge device is shown. Fig. 22, for instance shows a flow diagram 190 for the packet handler 191 and associated devices which couple between the LIP bus and child bus. Fig. 23 illustrates data flows 192 for the packet parser 193 and its associated devices. Fig. 24 illustrates the I²C data flows 194 between the packet handler 195 and child bus 196.

The LIP bridge of the present invention overcomes a shortcoming of I²C in an environment where there are multiple I²C bus masters accessing one or more slave targets. In this environment, when two bus masters attempt to read data from the same slave target, it is impossible for the slave to know which I²C master is performing the read operation. There are many instances when this can result in a given I²C master receiving data intended for another I²C master, which can cause significant problems. The LIP bridge tags all data waiting to be read so that a given I²C master can verify that the incoming data is intended for it, or if not to discard the data and retry the operation.

Whenever a LIP bridge device is inserted between an I²C master and it's target I²C device(s), the LIP bridge device provides fault detection and isolation capabilities that result in a solution with greater reliability. For example, consider two designs:

- A. I²C master connected to 64 target I²C devices which monitor eight equipment bays.
- B. I²C master connected to 8 LIP bridge devices (one per equipment bay), with each LIP bridge connected the eight target I²C devices in an equipment bay.

Consider any of the following common faults that could occur:

1. Target I²C device fails, and renders I²C bus unusable.
2. An electrical connector, wiring, or power fault in an equipment bay causes bay failure and renders the child side I²C bus unusable.
3. The equipment is exposed to electrical interference, causing corruption of data flowing to and from the I²C master.

If faults one or two occurred, design “A” would completely fail, while design “B” could continue to function at a reduced capacity due to the ability to detect then isolate the failure behind a LIP bridge device. If fault three occurred, design “A” would completely fail, while design “B” would continue to operate by making use of the data

integrity checking. If data integrity checks were frequently failing, the equipment's operator could be notified to rectify the problem.

To provide a high availability solution, each LIP bridge device has hardware and firmware features that allow it to self-monitor its own operation and take corrective action when possible or at least report potential problems. In addition, availability is greatly enhanced with the ability to partner a LIP bridge device with a second LIP bridge device to serve the same master and set of target I²C devices. Partnering LIP bridges provides redundancy in case of LIP bridge failure, and takes advantage of partnering signals so that each LIP bridge device can reset or disable the other LIP bridge device to isolate it in case of failure. Partnering additionally allows the host to cross check data provided by the partner LIP bridge, as a technique to virtually guarantee data integrity.

The LIP bridge device invention solves several problems inherent in the use of I²C busses. The device:

1. Expands the number of I²C addresses available on a single level I²C bus by a factor of 128. Cascading LIP bridges into multilevel busses expands available addresses by 128*128.
2. Provides data integrity checking, data transmission reliability, and correct recipient guarantee.
3. Identifies data during read operations so that the requester can verify it is receiving the correct data.
4. Provides high availability and fault detection and isolation.
5. Provides the ability to partner LIP bridges to add hardware redundancy for extremely high availability and confidence in data integrity.

For many computer systems (including PC's and especially servers), communication/network equipment (switches, routers, etc), office machines, and industrial machines – the customer values the equipment's ability to monitor and report faults or be managed and controlled remotely even if the equipment is unattended or even locked away. Designers must provide an inexpensive method of supplying these competitive features that ensures data integrity and is itself a reliable component. The invention meets these goals by allowing the use of inexpensive I²C devices to provide monitoring and control functions over a single cost effective I²C bus, while achieving high availability and guaranteed data integrity.

In addition, the use of I²C which uses a serial clock and data line as a transmission medium is not required, and this technology could be implemented on another information bus such as RS232, RS485, SPI, etc. An illustration of such an arrangement is shown in Fig. 22. Fig. 22 shows an RS232/RS485 bus master 210 which couples to an appropriate RS232/RS485 LIP bridge 212 through a LIP serial bus 214 carrying LIP protocol over an RS232 or RS485 electrical medium rather than I²C. RS485 and RS422 in particular, can be used over longer distances, compared to I²C. Target devices 216 are coupled to the bridge device 212 over an I²C bus 218 in the manner previously described.

The foregoing description merely illustrates the principles of the invention. It will thus be appreciated that those skilled in the art will be able to devise various arrangements, which, although not explicitly described or shown herein, embody the principles of the invention, and are included within its spirit and scope. For example in certain high precision, low fault tolerant applications, the host bus master performs every child bus read operation on two different LIP bridges to ensure data integrity of the LIP bridge. Also, a LIP bridge can include more than one parent bus or child bus ports. Multiple child busses can allow greater economy with a reduction in redundancy – for instance, the accessing of more I²C addresses per dollar. In addition, multiple parent busses utilized with one child bus allow the bridging of two systems together while providing all the benefits of an individual bridge. An example of such an application is remote management capability by two servers of a large disk drive rack. Furthermore, all examples and conditional language recited are principally intended expressly to be only for instructive purposes to aid the reader in understanding the principles of the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions.

Moreover, all statements herein reciting principles, aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass both structural and functional equivalents thereof. Additionally, it is intended that such equivalents include both currently known equivalents as well as equivalents developed in the future, i.e., any elements developed that perform the same function, regardless of structure.

In the claims hereof any element expressed as a means for performing a specified function is intended to encompass any way of performing that function including, for

example, a) a combination of circuit elements which performs that function or b) software in any form, including, therefore, firmware, microcode or the like, combined with appropriate circuitry for executing that software to perform the function. The invention as defined by such claims resides in the fact that the functionalities provided by
5 the various recited means are combined and brought together in the manner which the claims call for. Applicant thus regards any means which can provide those functionalities as equivalent as those shown herein. Many other modifications and applications of the principles of the invention will be apparent to those skilled in the art and are contemplated by the teachings herein. Accordingly, the scope of the invention is limited
10 only by the claims.

What is claimed is:

1. A bridge device for expanding the number of addressable devices that can be connected to a communications bus, said devices using a predetermined protocol, said device comprising:

5 at least one parent bus port for coupling at least one host bus master over a parent bus, said bus master operable to utilize a layered communication protocol having bridge device addressing capabilities and addressing characteristics of said predetermined protocol included therein;

10 at least one child bus port for coupling to target devices over a child bus, said target devices adapted to communicate using said predetermined protocol;

15 a digital processor coupled to said parent bus port and said child bus port, said digital processor operable to implement a protocol translator, said protocol translator operable to translate messages in said layered protocol on said parent bus port to said predetermined protocol output at said child bus port and to translate messages received at said child bus port in said predetermined protocol to said layered protocol to be output from said child bus port.

20 2. The device of claim 1, wherein said protocol translator is operable to pass through a message in said layered protocol onto said child bus to another bridge device coupled to said child bus.

25 3. The device of Claim 1, wherein said predetermined protocol is an I²C protocol.

4. The device of Claim 1, wherein a message to said bridge device in said layered protocol includes a bridge address field and a target device address field.

5. The device of Claim 1, wherein said layered protocol includes a read/write function indication to said target devices.

6. The device of Claim 5, wherein said bridge device returns a layered protocol message to said host bus master that includes a message field having data for a write command or a read count field for a read command.

5 7. The device of Claim 1, wherein said protocol translator includes a packet parser and dispatch mechanism for separating packets in said layered protocol and dispatching packets of said predetermined protocol over child bus.

10 8. The device of Claim 1, wherein a standard format message in said layered protocol includes a CRC field having a value based on other data included in said message, said device further including CRC generator and checker.

15 9. The device of Claim 8, wherein an I²C address for said target devices is represented in said CRC value.

10. The device of Claim 8, wherein a host bus master can identify communications from a specific target device based on a tag field and a CRC value returned from said bridge device.

20 11. The device of Claim 1, further including a command collision detector for determining whether multiple host bus masters have commands pending on said parent bus.

25 12. The device of Claim 1, further including a special function command engine for receiving and processing special commands from said host bust master.

13. The device of Claim1, wherein said bridge device is a slave to said host bus master and a master of said child bus.

30 14. The device of Claim 1, wherein said bridge device provides isolation between said parent bus and said child bus.

15. The device of Claim 1, wherein said bus is a two-wire bus.

16. A bridge device for interfacing between a host bus master and target

5 devices coupling to a two-wire electrical bus, said device comprising:

a first transceiver coupled to said host bus master over a parent bus, said host bus master utilizing a first communications protocol;

a second transceiver coupled to said target devices over a child bus, said target devices utilizing a second communications protocol, said first protocol having a bridge

10 device address field for addressing said bridge devices and a target device address field

for addressing said target devices coupled to said child bus, where the number of target devices addressable by said host bus master is expandable based on the number of bridge device coupled thereto; and

15 a protocol translator coupled to said first and second transceiver for translating

communications in said first protocol destined for said target devices to said second

protocol and translating communications in said second protocol destined for said bus master to said first protocol.

17. The device of claim 16, wherein said protocol translator is operable to

20 pass through a message in said layered protocol onto said child bus to another bridge device coupled to said child bus.

18. The device of Claim 16, wherein said second protocol is an I²C protocol.

25 19. The device of Claim 16, wherein said protocol translator includes a packet parser and dispatch mechanisms for separating packets in said first protocol and dispatching packets of said second protocol over child bus.

20. The device of Claim 16, wherein a standard format message in said first

30 protocol includes a CRC field having a value based on other data included in said message, said device further including CRC generator and checker.

21. The device of Claim 16, further including a command collision detector for determining whether multiple host bus masters have commands pending on said parent bus.

5

22. The device of Claim 16, wherein said bridge device is a slave to said host bus master and a master of said child bus.

10 23. The device of Claim 16, wherein said bridge device provides isolation between said parent bus and said child bus.

15 24. The device of Claim 20, wherein an I²C address for said target devices is represented in said CRC value.

25 25. The device of Claim 20, wherein a host bus master can identify communications from a specific target device based on a tag field and a CRC value returned from said bridge device.

20 26. A method for expanding the number of addressable devices which use a given protocol that can be connected to a communications bus, said method comprising:
providing a bridge device having at least one parent bus port and at least one child bus port adapted for coupling, respectively, to a parent bus and a child bus;
coupling to at least one host bus master to said parent bus, said bus master operable to utilize a layered communication protocol having bridge device addressing capabilities and addressing characteristics of said given protocol included therein;
coupling to said child bus target devices assigned to said bridge device and adapted to communicate using said given protocol;
translating messages in said layered protocol received on said parent bus port to said given protocol to be output at said child bus port and translating messages received at said child bus port in said given protocol to said layered protocol to be output from said child bus port.

27. A system comprising:

at least one host bus master including a digital processor, said host bus master
operable to utilize a first communications protocol for communicating over a parent bus;

5 and

at least one bridge device including,

a first transceiver coupled to said host bus master over said parent bus,
said host bus master utilizing a first communications protocol;
a second transceiver coupled to target devices over a child bus, said target
10 devices utilizing a second communications protocol, said first protocol having a
bridge device address field for addressing said bridge devices and a target device
address field for addressing said target devices coupled to said child bus; and

15 a protocol translator coupled to said first and second transceiver for
translating communications in said first protocol destined for said target devices
to said second protocol and translating communications in said second protocol
destined for said bus master to said first protocol.

28. The system of Claim 27 including at least two bridge devices coupled to


said parent bus, said host bus master operable to use pairs of said bridge devices to verify

20 data received from said target devices.

ABSTRACT

The present invention is an I²C (inter-IC control) bridge device which implements a communication protocol layered on top of a standard I²C protocol. The layered protocol used by the bridge device is termed the “Layered I²C Protocol” - abbreviated 5 “LIP”. Thus the bridge device is called a “LIP bridge device”. The LIP bridge device provides I²C address extension, data integrity checking, and fault detection and isolation when inserted between an I²C bus master and it’s intended target I²C device. Each LIP bridge device has at least two attached I²C busses – a parent bus and a child bus. The LIP bridge operates as a slave on its parent bus, and a master of its child bus. The Layered 10 I²C protocol is specified to operate on a bus between one or more bus masters and the parent bus of one or more LIP bridge devices. The child bus is used for attaching multiple I²C devices and/or one or more LIP bridge devices. In an exemplary implementation, the LIP bridge device is constructed using a microcontroller to create a 15 LIP bridge device with one parent and one child I²C bus port and a group of LIP bridge configuration pins. The parent bus traffic to a given LIP bridge device consists entirely of LIP packets, and the child bus traffic consists of standard I²C packets to communicate with standard child bus I²C devices. The child bus traffic may also consist of LIP packets to communicate with LIP bridges attached to the child bus. By design, the LIP packets and standard I²C transactions do not interfere with one another. The LIP bridge device 20 interprets LIP command packets from a bus master and translates them into the intended I²C data stream that is then broadcast over the child bus. Likewise, data from the child bus is used to create LIP packets that are returned to the proper bus master. The use of LIP packets on a given I²C bus provides an extra level of I²C addressing.

5 LIP

25 **Figure 1 - Typical LIP Bridge Usage**

2/13






Figure 2 - LIP Bridge Internal Block Diagram

3/13

Figure 3: Typical Usage of LIP Bridge

4/13



7	6	5	4	3	2	1	0
A6 MSB	A5	A4	A3	A2	A1	A0 LSB	Odd parity

FIG. 5

Hardware Address Strapping

10

The LIP Address / Function encoding within the four byte LIP packet is as follows:

LIP address

7	6	5	4	3	2	1	0
M SB A6	A5	A4	A3	A2	A1	A0 LSB	R/W

15

LIP Address	Child address / Function	RdCnt / Fnc code	CRC
-------------	--------------------------	------------------	-----

FIG. 6

122 124 126 128

20

The Child Address / Function encoding is as follows:

Child Address / Function

7	6	5	4	3	2	1	0
MSB		...				LSB	R/W

25

LIP Address	Child address / Function	Wr data / RdCnt / Fnc code	CRC
-------------	--------------------------	----------------------------	-----

FIG. 7

122 124 126 128

25

Read Count Field

7	6	5	4	3	2	1	0
MSB							LSB

30

LIP Address	Child Bus address	Read Count field	CRC
-------------	-------------------	------------------	-----

FIG. 8

122 124 126 128

35

5|13

5

Read Data Tag

7 MSB	6	5	4	3	2	1	0 LSB
NoData	SrcId	RdCnt					



10 FIG. 9

15 Status Byte Register Organization

RAZ	RAZ	RAZ	ME	LBWE	LBRE	CBWE	CBRE
MSB							LSB

FIG. 10

150

Fig. 10

Table 8
Key to Symbols

<u>Symbol</u>	<u>Meaning</u>
S	I ² C bus start condition
P	I ² C bus stop condition
A	Acknowledge
A	No-Acknowledge
LA	LIP address
CA	Child bus address
W	R/W bit within address field is set for WRITE
R	R/W bit within address field is set for READ
CRC	CRC byte
Data	Data byte
Count	Read count
Fnc(x)	Special function command "x" – where x is the function's hex code
.....	Gray shade indicates data sent from host bus master to LIP bridge
.....	White indicates data sent from LIP bridge to host bus master
.....	Zero or more instances of the preceding transaction.


5 **Host bus master to LIP One Byte Child Bus Write**



} 160

FIG. 11

Host bus master to LIP Multi-Byte Write



.....



} 162

To complete transaction, either:



OR


15 **Child I²C stop**

Where: n=0 for host bus master0 and n=1 for host bus master1. The "****" CA field contains a different value than that contained in the first data packet (SECOND PACKET ABOVE). This can be either a different child address, or it can be a special function indicator of binary '1111.11In'.


20

FIG. 12

7/13

Special Function Action Neither Requiring Nor Returning Data

5


FIG. 13**Special Function Action Returning Data**

10

15

Special Function Action Requiring Data

20


Host bus master Child Bus Read Via LIP Bridge Action

25

FIG. 16

8/13

PLCC



000 0260 " T 000 0260

9/13




Fig 18

<u>PIN #</u>	<u>Label</u>	<u>Function</u>
1	!MCLR	!partner_reset_in -- Active low input for reset from partner LIP bridge (Also VPP pin for in circuit programming)
2	RA0	!partner_reset_out -- Active low output to reset partner LIP bridge
14	RC3	LIP_clk -- LIP bus serial clock in
15	RC4	LIP_data -- LIP bus serial data in/out (bidirectional)
17	RC6	child_clk -- child bus clock output
18	RC7	child_data -- child bus data in/out (bidirectional)
22	RB1	LIP_addr parity -- parity bit for LIP address (strap to make odd parity)
23	RB2	LIP_addr0 - bit 0 to strap LIP I ² C address
24	RB3	LIP_addr1 - bit 1 to strap LIP I ² C address
25	RB4	LIP_addr2 - bit 2 to strap LIP I ² C address
26	RB5	LIP_addr3 - bit 3 to strap LIP I ² C address
3	RA1	LIP_addr4 - bit 4 to strap LIP I ² C address
4	RA2	LIP_addr5 - bit 5 to strap LIP I ² C address
27	RB6	In circuit programming clock
28	RB7	In circuit programming data
5	RA3	child_bus_busy_out -- active low output when this LIP bridge owns child bus (needs a 1K pull up to Vdd).
21	RB0	child_bus_busy_in -- active low input when partner LIP bridge owns child bus

10/13


Level 1 Data Flow Diagram

Fig. 19

11/13

Packet Parser Data Flows




Fig. 20

Firmware I2C Data Flows




Fig. 21




Fig 22

IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **EXPANSION BRIDGE APPARATUS AND METHOD FOR AN I²C BUS** the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44528)
Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Martin I. Finston	(Reg. No. 31613)
William S. Francos	(Reg. No. 38456)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Matthew J. Hodulik	(Reg. No. 36164)
Michael B. Johannessen	(Reg. No. 35557)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
John B. MacIntyre	(Reg. No. 41170)
Christopher N. Malvone	(Reg. No. 34866)
John F. McCabe	(Reg. No. 42854)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Jack R. Penrod	(Reg. No. 31864)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Ferdinand M. Romano	(Reg. No. 32752)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)
Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Ozer M. N. Teitelbaum	(Reg. No. 36698)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)
Eli Weiss	(Reg. No. 17765)

Please address all correspondence to the Docket Administrator (Rm. 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P. O. Box 636, Murray Hill, New Jersey 07974-0636. Telephone calls should be made to Matthew J Hodulik by dialing 732-949-9742.

Full name of sole inventor: James J Delmonico

Inventor's signature James J. Delmonico Date 9/28/2000

Residence: Clinton, Worcester County, Massachusetts

Citizenship: US

Post Office Address: 6 Bear Path
Clinton, Massachusetts, 01510

the first time in the history of the world, the people of the United States have been compelled to make a choice between two political parties.